104 high street, west wickham, london. br4. 0nf. england. 05/08/2005 ph: +44 208 325 1062, fax: +44 208 181 6751 page 1 of 4 www.fiduciauk.com sales@fiduciauk.com product specification monochrome lcd module part number : FDG128064F description : 64x128graphic revision : rev a approval for specification only approval for sample only approval for mass pr oduction approval for pre-production x
FDG128064F ( 128 dots x 64 dots ) features mechanical data built-in controller (t6963c or equivalent) item dimensions unit +5 v power supply module size (w x h x t) 87.0 x 70.0 x 8.8 ( 12.7 led ) mm 1/64 duty cycle viewing area ( w x h ) 72.0 x 40.0 mm 8-bit parallel interface active area ( w x h ) 66.52 x 33.24 mm 4.2 v led forward voltage dot size ( w x h ) 0.48 x 0.48 mm dot pitch ( w x h ) 0.52 x 0.52 mm interface pin connections absolute maximum ratings no. symbol level function item symbol min. typ. max. unit 1v ss 0v power supply ground supply voltage for logic v dd -v ss 0 - 7 v 2v dd 5v power supply voltage supply voltage for lcd drive v dd -v o 0 - 14 v 3v o - contrast adjustment voltage input voltage v i vss - v dd v 4 c/d h/l h : data, l : instruction code 5 /rd l write signal electrical characteristics 6 /wr l read signal item symbol condition min. typ. max. unit 7~14 db0~db7 h/l data bus line supply voltage for logic v dd -v ss - 4.5 5 5.5 v 15 /ce l enable signal supply voltage for lcd v dd -v o v dd =5v ta=25 7.6 8.3 9.2 v 16 /rst l reset signal supply current i dd v dd =5v - 4.5 10 ma 17 vout - power supply voltage for lcd input "high" level v ih - 2.2 - v dd v 18 md h/l h : 32/ l : 40 select of columns voltage "low" level v il - - - 0.6 v 19 fs h/l h : 6*8 , l : 8*8 select of columns output "high" level v oh - 2.4 - - v 20 /hlt l stop the oscillatuion of clock voltage "low" level v ol - - - 0.4 v external dimensions
FDG128064F ( 128 dots x 64 dots ) timing characteristics timing characteristics timing characteristics timing characteristics item symbol min. max. unit. c/d setup time t cds 100 - ns c/d hold time t cdh 10 - ns ce, rd,wr pulse width t ce, t rd, t wr 80 - ns data setup time t ds 80 - ns data hold time t dh 40 - ns access time t acc - 150 ns output hold time t oh 10 50 ns block diagram block diagram block diagram block diagram
|